

Ap	plication No.	Applicant(s)	
09/	552,383	WILLIS, STEPHEN L.	
Exa	aminer	Art Unit	
Jos	sé R Díaz	2815	

Interview Summary			_		
merview dammary	Examiner	Art Unit			
	José R Díaz	2815			
All participants (applicant, applicant's representative, PTO	personnel):				
(1) <u>José R∶Díaz</u> .	(3) Michael Trenholm.				
(2) Eddie Lee.	(4)				
Date of Interview: <u>11 July 2003</u> .					
Type: a)☐ Telephonic b)☐ Video Conference c)☒ Personal [copy given to: 1)☐ applicant 2	2)⊠ applicant's representative	·]			
Exhibit shown or demonstration conducted: d) Yes If Yes, brief description:	e)⊠ No.				
Claim(s) discussed: 30 and 56.					
Identification of prior art discussed: Shue (US 6,281,127 B1) and Sandhu et al. (US 5,069,002).					
Agreement with respect to the claims f)☐ was reached. g	ı)⊠ was not reached. h)□ N	I/A.			
Substance of Interview including description of the general reached, or any other comments: <u>Discussion focused over language was suggested</u> . <u>However, such claim language a response to the last Office action</u> .	the prior art pres <u>ented in the </u>	<u>last Office action. Clai</u>	i <u>m</u> <u>a</u>		
(A fuller description, if necessary, and a copy of the amendallowable, if available, must be attached. Also, where no callowable is available, a summary thereof must be attached	copy of the amendments that v	reed would render the yould render the claim	e claims Is		
THE FORMAL WRITTEN REPLY TO THE LAST OFFICE A INTERVIEW. (See MPEP Section 713.04). If a reply to the GIVEN ONE MONTH FROM THIS INTERVIEW DATE, OR FORM, WICHEVER IS LATER, TO FILE A STATEMENT O Summary of Record of Interview requirements on reverse second secon	e last Office action has already THE MAILING DATE OF THI OF THE SUBSTANCE OF THE	rbeen filed, APPLICA S INTERVIEW SUMM	NTIS		
iri I					
·					

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

Examiner's signature, if required



30 (Proposed). A method of forming a dielectric layer of a first thickness on a semiconductor wafer comprising:

Pforming the dielectric layer of the first thickness on the wafer; positioning a shield layer on the dielectric layer; positioning a sacrificial layer on the shield layer;

removing the conductive material and the sacrificial layer using a chemical mechanical polishing process adapted to remove the conductive material and the sacrificial layer until the shield layer is reached, wherein the shield layer is more resistant to planarization by the chemical mechanical polishing process than the sacrificial layer and wherein the shield layer inhibits thinning of the dielectric layer during the chemical mechanical polishing and wherein interposing the sacrificial layer between the conductive material and the shield layer reduces the amount of conductive material on the shield layer following the chemical mechanical polishing process; and

detecting when the chemical mechanical polishing has removed the sacrificial layer and halting the chemical mechanical process upon detecting when the sacrificial layer has been removed so as to maintain the dielectric layer at the first thickness.